A current FlashBlade customer has a chip design process that is not meeting their SLAs. Although the customer is using fast remove, the IOPS on their 7x17TB FlashBlade have plateaued around 700K IOPS.
What should the architect recommend adding?
Limited Time Offer
25%
Off
Chun
5 months agoJame
5 months agoBen
5 months agoCaprice
5 months agoLindsay
5 months agoTasia
6 months agoAlisha
6 months agoRebbeca
7 months ago